

TITLE	Page
Cover Sheet	1
Block Diagram	2
CPU-CLK/Control/MISC/PEG	3
CPU-Memory	4
CPU-Power, CPU-GND	5-6
DDR3-DIMM 1 / DIMM 2	7
DDR3-DIMM 3 / DIMM 4	8
PCH-PCIE/DMI/CLK/USB20/30	9
PCH-SATA/HOST/GPIO/VGA/CMOS	10
PCH-SMB/LPC/AUDIO/RTC/SPI	11
PCH-POWER, PCH-GND	12-13
PCH-Strap	14
PCIE SLOT (X16)	15
PCIE SLOT (X1), PCIE SLOT (X4)	16-17
PCIE to PCI - ASM1083, PCI SLOT	18-19
Switch - SATA CONN/M2_SLOT	20
SATA Connector	21
USB POWER - MP1495/UP7501	22
Front USB3/USB2	23
Rear I/O PS2/USB2	24
Rear I/O USB3	25
LAN Killer E2205	26
VGA Connector	27
DVI Connector, HDMI Connector	28-29
Displayport	30
AUDIO ALC1150	31-33
SIO-NTC6792D	34-35
CPU FAN, SYSTEM FAN	36-37
ATX F_Panel/TPM	38
ACPI Controller	39
Vcore - UP1649	40
UP6282 1-4-Phase, UP6282 5-6 pahse	41-42
DDR POWER - UP1504S	43
PCH POWER - OP+MOS	44
ME POWER - UP0104S	45
OverVoltage/GPIO_IC	46
XDP CPU & PCH	47
Manual parts	48
EMI CAP	49

MS-7918 Ver: **1.0** ATX (243.84x304.8) mm

Intel Haswell Refresh Platform

CPU:Socket H3 **PCH:FCBGA708**
2013 Haswell *Z97/H97/B85*
2014 Boardwell *SPI ROM: 64 MB*
128 MB (H97/B85)

Main Memory:
*Dual Channel DDR3 * 4 (Max 32G)*

Power Solution:
Vcore : UP1649 6 Phase
DDR : UP1504

ACPI:
UPI


Onboard Chip:
LAN : Killer E2205
PCI Brige : ASM1083
HD Codec:ALC1150 + AMP
(Gaming Type)
SIO:Nuvoton 6792D


Expansion Slots:
*PCI Express (X16) Slot * 1*
*PCI Express (X1) Slot * 2*
*PCI Express (X4) Slot * 1* > *(Share Bandwidth)*
*PCI Slot * 3*
*M.2 Slot (Socket 3) * 1 (Share SATA)*


Internal Connectors
*SATA Gen3 * 6*
*FUSB2 Header * 2*
*FUSB3 Header * 1*
*Front Audio Header * 1*
*Serial Port Header * 1*
*Parallel Port Header * 1*
*Front Panel Header * 2*
*SPI Header * 1*
*TPM Header * 1*
*CPU Fan * 2*
*System Fan * 2*


Real I/O Connectors
PS2 + Dual USB2
Dual USB3 (B85 USB2)
DSUB + DVI
DP + HDMI + SPDIF
RJ45 + Dual USB3
Audio Jack 6 Port

MS-7918
Block Diagram













DDRIII DIMM_A0

DDRIII DIMM_A1




DDRIII DIMM_B1





MS-7918

Size Custom	Document Description DDR3-DIMM 3 / DIMM 4	Rev 1.0
Date: Friday, March 14, 2014		Sheet 8 of 53



B85
USB2 Port 6,7 Disable
USB3 Port 2, 3 Only PCIE






$$(\text{Internal}) \ 1.29A + (\text{External}) \ 1.12A = 2.41A$$


PCH_1P5 3VA







MICRO-STAR INT'L CO.,LTD		
MS-7918		
Size Custom	Document Description LYNX-GND	Rev 1.0
Date: Friday, March 14, 2014		Sheet 13 of 53

11,38 SPKR << SPKR R323 X 8.2K/4

Internal pull-DOWN

SPKR
Default Mode:
Internal weak Pull-down.

No Reboot Mode with TCO Disabled:
Connect to Vcc3_3 with 8.2k-10k Ohm weak pullup resistor.






10 PCH_GPIO55 >> PCH_GPIO55 R369 X 4.7K/4

Internal pull-up


GPI055
Default Mode:
Internal pull-up.

Top Block Swap Mode:
Connect to ground with 4.7k Ohm weak pulldown resistor.



GPI053
Connect to ground with 1k Ohm pull-down resistor.

For Sx power Cycling May Fail Due to SVID Logic Race Condition Within the Processor




Default (SPI):
Left both SATA1GP/GPIO19 and GPIO51 floating.
No pull up required.

Boot from PCI:
Connect SATA1GP/GPIO19 to ground with 1k Ohm pull-down resistor.
Leave GPIO51 Floating.

Boot from LPC:
Connect both SATA1GP/GPIO19 and GPIO51 to ground with 1k Ohm pull-down resistor.


BOOT DEVICE	GPI051	GPI019
LPC	0	0
SPI	1	1

Default




Enable TLS:
Pull up with 1k Ohm to VccSus3.3.


Default (Disable TLS):
Leave NC. Internal pull down.




MICRO-STAR INT'L CO.,LTD		
MS-7918		
Size Custom	Document Description LYNX-Strap	Rev 1.0
Date: Friday, March 14, 2014	Sheet 14 of 53	

12V - 5.5A
VCC3 - 3A
3VSBV - 375mA





12V - 0.5A
VCC3 - 3A
3VSBV - 375mA



12V - 0.5A
VCC3 - 3A
3VSBV - 375mA






MICRO-STAR INT'L CO.,LTD

MS-7918

Size	Document Description	Rev
Custom	PCIE SLOT (X1)	1.0
Date: Friday, March 14, 2014	Sheet 16 of 53	

12V - 2.1A
VCC3 - 3A
3VSBV - 375mA



	HW		SW	
	X2+1+1	X4	2+1+1	X4
X4_SEL	High	Low	X	X
PCH_GPIO6	Low	High	Low	Low
PCH_GPIO68	High (GPI)	Low (GPI)	High (GPO)	Low (GPO)




MS-7918

Size Custom	Document Description PCIE SLOT (X4)	Rev 1.0
Date: Friday, March 14, 2014		Sheet 17 of 53


SATA 6G PORT 0,1

Gaming Black




SATA 6G PORT 2,3





Gaming Black





SATA 6G PORT 0,1



Gaming Black










FRONT USB PORT 8,9




1.0A



FRONT USB PORT 12,13



$1.0A$




MICRO-STAR INT'L CO.,LTD


MS-7918

Size Custom	Document Description Front USB3/USB2	Rev 1.0
Date: Friday, March 14, 2014		Sheet 23 of 53


PS2 KEYBOARD & MOUSE CONNECTOR





PS2 Power



USB MODE



REAR USB PORT 2,3 (W/ PS2)






MICRO-STAR INT'L CO.,LTD



MS-7918

Size	Document Description	Rev
Custom	Rear I/O PS2/USB2	1.0
Date: Friday, March 14, 2014	Sheet 24 of 53	

Dual USB3 Connector








USB3_0 (ESD)
D0G-06A050C-A68 (M)
D0G-05A0300-I14







Dual USB3 Connector (W/ LAN)

USB3_0 (ESD)
D0G-06A050C-A68 (M)
D0G-05A0300-I14



E2205-B Giga LAN







LED0:
1=hi core voltage(overclocking)
0=low core voltage (non-overclocking)

LED1:
1=SWR mode
0=LDO mode

LED2:
1=25MHz clock
0=48MHz clock

VDD33 power trace should be wider than 30mils;
AVDD33 power trace should be wider than 30mils;
VDD_IO power trace should be wider than 30mils;
VDDIO_REG power trace should be wider than 20mils;
AVDDDH power trace should be wider than 20mils;
AVDDL power traces should be wider than 20mils.
DVDDL power traces should be wider than 20mils.









MICRO-STAR INT'L CO.,LTD		
MS-7918		
Size	Document Description	Rev
Custom	LAN Killer E2205	1.0
Date: Friday, March 14, 2014		
Sheet 26 of 53		


D-Sub

VGA: resolution of 2048x1536 pixels with 32-bit color at 75 Hz (4:3 QXGA)


Level shift








VGA: resolution of 2048x1536 pixels with 32-bit color at 75 Hz (4:3 QXGA)




U26 AVL:D0G-05A050C-005
D0G-06A050C-A68




U27 AVL:D0G-05A050C-005
D0G-06A050C-A68




Check MSI PN
N58-39F0231-K06



For EMI



EMI





MICRO-STAR INT'L CO.,LTD

MS-7918

Size	Document Description	Rev
Custom	DVI Connector	1.0
Date: Friday, March 14, 2014	Sheet 28 of 53	

HDMI level shifter



	"0"	"1"
DDC_EN	DDC level shifter disable	DDC level shifter enable
RT_EN#	Input 50 ohm termination resistor enable	the input termination ; resistors are set to high impedances
OE#	enable	the chip is power down and input termination resistors will be at high impedance.
HPD_SINK	disable	enable
DDCBUF_EN	For DDC level shifting configuration, please refer to Table.	
REXT		

[DDC_EN, DDCBUF_EN, OE#]	DDC Passive Switch	DDC Active Buffer
1, 0, X	On	Off
1, 1, 0	Off	On
1, 1, 1	Off	Off
0, X, X	Off	Off

note

internal pull-up at ~500K ohm.
internal pull-down at ~500K ohm.

internal pull-down at ~500K ohm.

internal pull-down at ~200K ohm;
5V tolerant.

internal pull-down at ~500K ohm.

analog current generation.

PC1, PC0		note
00	8 dB	internal pull-down at ~500K ohm.
01	4 dB	
10	12 dB	
11	0 dB	








Table 8-1. PCH PCI Express Tx/RX - HDMI Signal Mappings

Port	Digital Display Interface Differential Pairs	HDMI Signals	PCH Digital Display Interface Pins
Port B	DDSP_B_TX0_DN	TMDSB_DATA2#	DDPB_0N
	DDSP_B_TX0_DP	TMDSB_DATA2	DDPB_0P
	DDSP_B_TX1_DN	TMDSB_DATA1#	DDPB_1N
	DDSP_B_TX1_DP	TMDSB_DATA1	DDPB_1P
	DDSP_B_TX2_DN	TMDSB_DATA0#	DDPB_2N
	DDSP_B_TX2_DP	TMDSB_DATA0	DDPB_2P
	DDSP_B_TX3_DN	TMDSB_CLK#	DDPB_3N
	DDSP_B_TX3_DP	TMDSB_CLK	DDPB_3P
	DDPB_HPD	DDSP_B_HPD0	Hot plug detect used by HDMI Port B.
	SDVO_CTRLCLK	HDMI_CTRL_CLK	HDMI DDC lines for Port B
	SDVO_CTRLDATA	HDMI_CTRL_DATA	











MICRO-STAR INT'L CO.,LTD





MS-7918

Size Custom Document Description **HDMI Connector** Rev 1.0


Date: Friday, March 14, 2014 Sheet 29 of 53




DisplayPort*Interoperability Implementation



ALC1150
GAMING MODE







MICRO-STAR INT'L CO.,LTD


MS-7918

Size	Document Description	Rev
Custom	AUDIO ALC1150-1	1.0
Date: Friday, March 14, 2014		Sheet 31 of 53




SPDIF OUT

N58-42M0021-F02 (HDMI+DP+SPDIF)
N58-06F0201-K06




EMI




Rear Line OUT De-POP circuit


(reserve de-pop circuit for Rear Line out & Front Headphone out)







Analog



(add de-pop circuit by PM spec or customer request,
NOTE: add de-pop circuit need to change CA6, CA7, CA12, CA13, CA23, CA24 to TVS)



	MICRO-STAR INT'L CO.,LTD		
	MS-7918		
	Size	Document Description	Rev
	Custom	AUDIO ALC1150-2	1.0
	Date: Friday, March 14, 2014		Sheet 32 of 53




A-B: 5V power from AUDPWR1
B-C: 5V power from M/B ATX_5VSB (Default)


History:

- 2013/09/25: ALC1150 for Gaming module circuit initial release.
- 2013/10/14: Add audio 5V power switch. Swap MIC1-VREFO-L & MIC1-VREFO-R
- 2013/10/23: Change AUD_SW1 and to disable external 5V power if switched to M/B ATX_5VSB.
- 2013/10/29: update AUD_SW1 P/N.
- 2013/11/01: Change AUDPWR1 to 3PIN

Audio moat is transparent and width 40mil




MICRO-STAR INT'L CO.,LTD			
MS-7918			
Size	Document Description		Rev
Custom	AUDIO ALC1150-3		1.0
Date:	Friday, March 14, 2014	Sheet	33 of 53




HW Monitor - Voltage



SIO HM Voltage voer 2V will not detect




Thermal Monitor



SERIAL PORT 1





PARALLAL PORT




N31-2131151-H06 : 2.0mm
N31-2131131-H06 : 2.54mm

Type E : 4 PIN CPU FAN FROM SIO (Smart Fan/PWM MODE)(FOR NCT6776/5533)


FAN-COUNTROL CIRCUIT




Type F : 4 PIN SYSTEM FAN FROM SIO (Smart Fan/PWM MODE)(FOR NCT6776/5533)




FRONT PANNEL




TPM




JTurbo



LED (for Fintek 71869)




SPI DEBUG PROT




SPI FLASH ROM

Place close to SB.

*SPI_CLK & SPI_CS0# must be length matched to within 500mils.
*SPI_CLK & SPI_MOSI must be length matched to within 500mils.



ATX POWER CONNECTOR



MICRO-STAR INT'L CO.,LTD

MS-7918

Size Custom	Document Description ATX F_Panel/TPM	Rev 1.0
Date: Friday, March 14, 2014		Sheet 38 of 53

[illegible]

v1.0

[illegible]

Ver:1.0
Remove 3VA Power Down circuit

把PCH DPWROK_CP的PUULL HIGH移到這裡

3V

R646
499 1% 1/4

DPWROK_CP

DPWROK_CP 11.34


R633
10K 1/4

DPWROK需要加一顆pull
，可解工廠端BAT 電壓



MS-7918



Size Custom	Document Description ACPI Controller	Rev 1.0
Date: Friday, March 14, 2014	Sheet 39 of 53	





MICRO-STAR INT'L CO.,LTD

MS-7918

Size Custom	Document Description Vcore - UP1649	Rev 1.0
Date: Friday, March 14, 2014		Sheet 40 of 53




R320=14K ohm




PCH Core 6A





```
VCC1_5_CTRL_INPUT:
0:1P05V low or S3 low
1:1P05V HIGH and S3 HIGH
```



Waitting PCH_1P05 Ready



```
VCC1_5_CTRL_INPUT:
0:1P05V low or S3 low
1:1P05V HIGH and S3 HIGH
```



0.35A




MICRO-STAR INT'L CO.,LTD

MS-7918


Size Custom	Document Description PCH POWER - OP+MOS	Rev 1.0
Date: Friday, March 14, 2014		Sheet 44 of 53

SLP_A

ME Power Control




PCH_MEPWROK





VccASW active to APWROK high 1ms

+3.3V_ME



+1.05V_ME(VCCIO_ME)



APWROK falling to VccASW falling 40ns

For INTEL ME BUG

Z97->Stuff R569
H97->Stuff R570




MICRO-STAR INT'L CO.,LTD


MS-7918

Size Custom	Document Description ME POWER - UP0104S	Rev 1.0
Date: Friday, March 14, 2014	Sheet 45 of 53	

0x26:RH=18K,RL=13K





Close TO VCC_DDR Plan




slave address : Write 30H
Read 31H

JTBT




N32-1050271-H06



V1.0

V1.0

co-lay



connector to other RTCRST#

RTCRST#_D 11,34

tri-state

INPUT		output
PIN1	PIN2	pin4
L	H	H
L	L	L
H	X	Z




MICRO-STAR INT'L CO.,LTD


MS-7918

Size	Document Description	Rev
Custom	OverVoltage/GPIO_IC	1.0
Date:	Friday, March 14, 2014	Sheet 46 of 53

Reserve debug port 5020



CRB 0.7 107 page






PD0-0791810-G37,精成,23,寶安恩斯邁廠(MSIS)
PD0-0791810-G37,精成,77,寶安恩斯邁廠(MSIS)
PD0-0791810-E48,競華,23,寶安恩斯邁廠(MSIS)
PD0-0791810-E48,競華,77,寶安恩斯邁廠(MSIS)



HEATSINK



SPI OPT.



H97 OPT.




Z97 OPT.




B85 OPT.




Mounting Holes



Simulation



Optical Fiducial Marks-120



Test point


VCCP		CPU_VCCIN
VCC_DDR		VCC_DDR1
VTT_DDR		VTT_DDR1
PCH_1P05		PCH_CORE1
PCH_1P5		PCH_VCCVRM1
5VDIMM		5VDIMM1
3VSB		3VSB1
VBAT		VBAT1
3VA		3VA1
PCH_VCC3		PCH_VCC1
CPU_VTT		CPU_VCCIO1




MICRO-STAR INT'L CO.,LTD

MS-7918

Size Custom	Document Description Manual parts	Rev 1.0
Date: Friday, March 14, 2014	Sheet 48 of 53	



MICRO-STAR INT'L CO.,LTD		
MS-7918		
Size Custom	Document Description EMI CAP	Rev 1.0
Date: Friday, March 14, 2014		Sheet 49 of 53




EUP Disable
S4/S5 --> support PS2/PCIE Wake
S3 -->support PS2/USB/PCIE Wake


EUP Enable
S4/S5 -->not support any Wake
S3 -->support PS2/USB/PCIE Wake

Power Delivery

Slot



PCI slot (X3)		
+3.3Vaux (wake)	-	1125mA
+3.3Vaux (no wake)	-	60mA
+3.3V	-	7.6A
+5V	-	15A
+12V	-	1.5A



MICRO-STAR INT'L CO.,LTD

MS-7918

Size	Document Description	Rev
Custom	Power Map	1.0
Date: Friday, March 14, 2014	Sheet 51 of 53	

(G3)DS5 ---> S0

VCCRTC (MB-->PCH)

RTCRST# (MB-->PCH)

SYS3VSB_OFF (By SIO)

3VSB (By ATX_5VSB)

RSMRST# (By SIO to PCH) (SIO delay 200ms-300ms as VSB arrives at 3.033V)
up: 3.033V down:2.882V

PWRBTIN# (to SIO to PCH) (CP Internal 16ms debounce)

SLP_S5# (By PCH to ???)

SLP_S4# (By PCH to SIO)

SLP_S3# (By PCH to SIO)

PSOEN# (as S3) (By SIO to PS) (SIO delay 80ns By SLP_S3#)

12V/5V/3V (By PS to MB) (12/5V --->3V <=20ms)

5VDRV1 (By S3 & S4 & 5V) (UP7501 delay 6ms-10ms)

5VDIMM (By 5VDRV1)

VCC_DDR (By 5VDIMM)

VTT_DDR (By 5V & VCC_DDR to CPU)

PCH_1P05 (by SLP_S3# & 12V & VCC_DDR)

PCH_VCC3 (by SLP_S3# & PCH_1P05)

PCH_1P5 (by SLP_S3#)

VR_EN (By 12V & SLP_S3# & PCH_1P05)

VBOOT (1.7V) (By VR_EN<=5ms)

VRM_PGD (VR12.5 to PCH) (By VBOOT Ready <=100us)

ATX_PWR_OK (By PS to SIO 12V/5V/3V Delay 100ms-500ms)

CHIP_PGDN(SIO_ATXOK)(SIO to PCH)(By ATX_PWR_OK & 3.3V<-2.83V) (delay 300-500ms)

MEM_PWRGD (By PCH to CPU) (as CHIP_PGDN & VR_READY) (CPU: 1ms min)

BCLK (as CHIP_PGDN)

CPUPWROK (PCH to CPU) (By BCLK) MIN 1ms MAX :100ms

VCCIO_OUT & VCOMP_OUT (By CPUPWROK)

SVID (VR12 to CPU) (By VR_EN Ready (>Vih)) (CPUPWROK-2.83delay500us output SVID)

VCCP

VIDALERT# (By SVID Ready)

PLTRST# (PCH to CPU) (By PCH to CPU/SIO) (CPUPWROK to PLTRST 5ms max)

CPURST# (PCH to CPU) (By PLTRST#)

DMI#

0A To 1.0

Page 3 Remove PLTRST# Co-lay CPU_RESET#

Page 5 Add 22u*7 ON CPU SOCKET BOTTOM Side

page 10 Remove R424 Add R717,R718,R719
Add R722 For Gear1

Page 11 C348,C349 change to 12P
R343 un-stuff

Page 17 Remove R447 R448 R467 R517 Q50 Q51
add R134 R62 R711 R171 R44 R133 Q31 Q5
For PCI_E4 X4 SEL Function

Page 20 Add R715,Q42

Page 22 Add C501,R708 For MP1495
Add Q51,Q91,R713,R647,R720 For OC#0 Level Shift

Page 24 Add C511 For USB Drop

Page 25 Add C502 For MP1495
Remove R196,R197 For OC#0

Page 29 U11 change to NXP,R141 9.09K,C70,Remove HDMI cut power

Page 31~33 Change CA33,CA45 to -12V_A

Page 34 CP17,L12 change to 0R/0402
Change R618 Pull high to SIO_3VA
C462 Stuff
R516 un-stuff
Add SIO_GP16 For M.2
Change GP27 NetName to Gear1

Page 36 Add Fan Cut Power circuit
R45,R50,Q92,Q93,C756,C757

PAGE 38 R683 Pull-up to PCH_VCC3
R682 Pull-up to M2_VCC3
R475,R469,Q55 un-stuff
R483 stuff
Add D27,D28

Page 39 Q61 Reverse NET 3VSB,VCC3
Remove 3VA Power Down circuit.
Remove PEG Co-lay circuit


Page 40 RV87 1.8K
RV84 1.1K
RV91,RV51 54.9K
RV82 499R
RV49 1K
RV66 48K
RV11 Change to 0402
Add RV115 for Slow Mode

Page 43 R145,C75 Stuff
Add Q50,R635,R680,C304 for sequence
Add C465

Page 44 Add C512,R721 For Type 2&3
U32 Un-stuff
R436 stuff

Page 46 Add R447,R488 Pull-up to 3VA
Add R706,R707 for Co-lay GPIO
Change R677,R679 Pull-up to 3VSB
Change ESD
Change U19.3/GPIO10 For Fan cut power

Model	Sample BOM	chipset	Market Name	BIOS Define
MS-7918 10	601-7918-XXX	Z97 chipset	Z97 GAMING 3	E7918ims.2XX
MS-7918 10	601-7918-XXX	H97 chipset	H97 GAMING 3	E7918ims.1XX
MS-7918 10	601-7918-XXX	B85 chipset	B85 GAMING 3	E7918ims.3XX



MICRO-STAR INT'L CO.,LTD

MS-7918

Size Custom	Document Description Revision History	Rev 1.0
Date: Friday, March 14, 2014		Sheet 53 of 53